As clock speeds increase and edge rates become faster, PCB design transitions from a simple wiring exercise to a complex electromagnetic engineering challenge. Signal integrity issues and EMC failures can derail product schedules, especially when they appear late in development. This guide covers the fundamental principles for designing PCBs that work reliably at high frequencies while meeting electromagnetic compatibility requirements.
When Does High-Frequency Design Matter?
It's not just about clock frequency. The critical factor is edge rate—how fast signals transition from low to high. A 10 MHz clock with 1 ns rise time contains significant energy at frequencies exceeding 300 MHz. Consider high-frequency techniques when:
- Edge rates are faster than 1-2 ns
- Trace lengths exceed 1/10 of the signal's wavelength
- Working with DDR memory, high-speed serial interfaces, or RF circuits
- Products must pass EMC certification (CE, FCC, IMDA Singapore)
Controlled Impedance Design
At high frequencies, PCB traces behave as transmission lines. When trace impedance doesn't match source and load impedances, reflections occur, causing signal integrity problems.
Microstrip Lines
Traces on outer layers referenced to a ground plane below. Common for general high-speed routing.
Stripline
Traces on inner layers between two reference planes. Better shielding for sensitive signals.
Impedance Calculation Factors
- Trace width: Wider traces = lower impedance
- Dielectric thickness: Distance to reference plane affects impedance
- Dielectric constant (Dk): Material property; FR-4 ≈ 4.2-4.5
- Copper weight: Thicker copper slightly reduces impedance
Fabrication Tolerances
Typical PCB manufacturers achieve ±10% impedance tolerance. For tighter requirements (±5%), specify impedance-controlled fabrication and verify with TDR measurements.
Grounding and Return Paths
Every signal needs a return path. At high frequencies, return current flows directly beneath the signal trace on the adjacent reference plane.
Critical Rules
- Continuous reference planes: Avoid splits under high-speed traces
- Layer transitions: Place return vias adjacent to signal vias
- Slot avoidance: Don't route traces over plane cutouts
- Via stitching: Connect ground planes with multiple vias around board edges
EMC Design Strategies
EMC problems are easier to prevent than fix. Design-in compliance from the start:
Edge Rate Control
Use the slowest edge rate that meets timing requirements. Series resistors can slow edges.
Filter I/O Lines
Add ferrite beads and capacitors at cable entry points to block conducted emissions.
Minimise Loop Areas
Keep signal and return paths close together to reduce radiated emissions.
Shielding
Use ground pours, shielding cans, or conductive enclosures for sensitive circuits.
Power Distribution Network
A clean power supply is essential for signal integrity. High-speed circuits create rapid current demands that the PDN must satisfy.
- Decoupling strategy: Use multiple capacitor values (100nF, 10nF, 100pF) to cover a wide frequency range
- Capacitor placement: Mount decoupling caps as close to IC power pins as possible
- Plane capacitance: Closely-spaced power/ground plane pairs provide high-frequency decoupling
- Via inductance: Use multiple vias for power connections to reduce inductance
Singapore EMC Requirements
Products sold in Singapore must comply with IMDA technical specifications:
- IDA TS EMC: Based on CISPR 32 for emissions, CISPR 35 for immunity
- Registration: Required for telecommunications and IT equipment
- Testing: Conducted at accredited laboratories (SAC-SINGLAS)
Pre-Compliance Testing
We recommend pre-compliance testing during development to identify issues early. Our engineers can help interpret results and implement fixes before formal certification.
Design Review Checklist
- ✓ Impedance targets defined and achievable with chosen stackup
- ✓ Continuous reference planes under all high-speed signals
- ✓ Return vias placed at layer transitions
- ✓ Decoupling capacitors placed close to ICs
- ✓ I/O filtering specified for cable connections
- ✓ Clock signals routed with controlled impedance
- ✓ Differential pairs length-matched
Need High-Frequency PCB Design Expertise?
Our engineers specialise in signal integrity analysis and EMC-compliant design for Singapore markets.
Discuss Your Project